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I. INTRODUCTION

I
NDUCTORS are essential elements in radio frequency integrated circuits (RFICs) for designing impedance matching networks, oscillators, low noise amplifiers (LNAs), and filters. Due to the structural complexity of a spiral RFIC inductor, accurate computation of its inductance value is usually difficult and time consuming. Thus, many papers are devoted to modeling this circuit element [1] - [8] . Frequency-dependent models for inductors in high ohmic substrate and silicon substrate are developed in [1] and [2] , respectively. In [3] , silicon IC spiral inductors and transformers are analyzed using electromagnetic analysis. With appropriate approximations, the calculation is reduced to electrostatic and magnetostatic problems. In [4] and [5] , closed-form expressions are established by fitting with a large number of data. These expressions are practical but generally not scalable for all parameters. Full-wave electromagnetic methods [6] , [7] can offer very accurate solutions; however, they usually take long computation time. In the multiline model [8] , based on the theory of multiple coupled lines, numerical complexity in evaluating the inductances of monolithic inductors can be greatly reduced. At microwave frequencies, the equivalent circuit model of an on-chip inductor is a two-port network consisting of several parasitic capacitors and resistors, in addition to the core inductor [1] - [3] . The major work of modeling an IC inductor is of course to find its inductance. The partial element equivalent circuit (PEEC) technique [9] is suitable to this purpose since it is a circuit-based formulation and numerically equivalent to a full-wave moment method. In the PEEC method, a rectangular spiral inductor is partitioned into pieces of straight conductor bars. For any two partitions, there are self and mutual inductances. The total inductance of the entire inductor is then a sum of all partial self and mutual inductances.
In this letter, analytical expressions for the six-fold integrals, resulting from the PEEC formulation, are used to evaluate inductances of rectangular spiral inductors, which are three-dimensional (3-D) structures since via and underpath are included. Calculated results are checked against the measured data in an existing publication.
II. FORMULATION
The geometric layout of a square spiral inductor shown in Fig. 1 can be specified by number of turns , linewidth , line spacing , metallization thickness (not shown), and the outer diameter . Assume that the operation frequency is sufficiently low, so that the current density is a constant throughout the conductor, and the evaluation can be performed as a magnetostatic problem. Let the inductor be partitioned into straight sections, and the 1 th and th partitions be via and underpath, respectively, for input/output (I/O) connection. Consider the th and th partitions, through the magnetic flux at due to a current at , the partial mutual inductance can be expressed as a six-fold integral [9] (1)
where is the permeability of air. Parameters , , , and are, respectively, line width, thickness, length vector, and the element vector with the direction along the axis of conductor In (3), 1 and 1. Note that in the derivation of [10] either of the two conductors can be a conducting filament, thin tape, or rectangular bar. The formulas in [11] and [12] , for investigating capacitances of charged conducting plates, are special cases of (3)-(15) when both conductors are filaments and thin tapes, respectively. Since the formulation is exact, the theoretical inductance can be calculated very efficiently. Note also that in [10] there is no application of (3)-(15) to calculation of total inductance of a complicated geometry like the spiral inductor shown in Fig. 1 .
III. RESULTS AND DISCUSSION
The analytical expressions (3)-(15) are used to calculate inductances for the leading 20 inductors listed in [4] and the results are listed in Table I. In the third through the sixth columns, , , , and are in m. The measured data are list in column of . The last column lists the relative deviations between the calculated results and , defined as 100 . The oxide layer sandwiched between the two metal layers is 8 m. In calculation, the contribution of the vertical via to the total inductance is only its self inductance since its current is orthogonal to those of all other straight partitions. Note that inductor 19 has the largest total length that is close to 7.4 mm. If operation frequency is 300 MHz, it is less than 1% of a wavelength. It is worth mentioning that the CPU time for the 20 inductance values is about 1.3 s using a 1.8-GHz PC.
As shown in Table I , all calculated values are consistently less than the measured results except inductor 19. There is a trend that inductors with smaller values have larger relative deviations. This could be due to inherent parasitic inductance in the measurement setup [4] . In summary, 10 of the 20 calculated results have 5% and 19 of them have 12%, i.e., almost all deviations are within an acceptable extent. Inductor 9 has the largest deviation 16.8%. Note that for this inductor the work in [4] also shows a deviation from 10.3% to 14.6%. Table I with changes of and . The results for 0 are obtained by employing the analytical expressions of the four-fold integral in [12] . The inductance value decreases as or is increased, as expected. Note that the outer diameters of the two sets of inductors are approximately the same. For these two particular cases, a smaller conductor spacing results in a larger inductance. As the linewidth is increased, respective effects of varying and on the changes of the inductances decrease. The black dot represents the two measured data for inductors 4 and 8 in Table I . Deviations of the two theoretical inductances from the measurements are less than 4.4%.
IV. CONCLUSION
Inductances of rectangular spiral inductors with finite metallization thickness are evaluated by incorporating analytical expressions for four-and six-fold integrals into the PEEC method. The formulation provides a very simple and efficient way for "exact" dc inductance calculation. The via and underpath required for connection are also taken into account. Results for two specific IC inductor structures show the effectiveness of finite metallization thickness on their inductance values.
